William stallings computer organization and architecture 6th edition - Chapter 18: Parallel ProcessingCray Supercomputers Vector operation may start as soon as first element of operand vector available and functional unit is free Result from one functional unit is fed immediately into another If vector registers used, intermediate results do not have to be stored in memory
62 trang | Chia sẻ: nguyenlam99 | Ngày: 04/01/2019 | Lượt xem: 849 | Lượt tải: 0
William stallings computer organization and architecture 6th edition - Chapter 15: IA - 64 ArchitectureSuperscalar features Six wide, ten stage deep hardware pipeline Dynamic prefetch branch prediction register scoreboard to optimise for compile time nondeterminism EPIC features Hardware support for predicated execution Control and data speculation Software pipelining
30 trang | Chia sẻ: nguyenlam99 | Ngày: 04/01/2019 | Lượt xem: 930 | Lượt tải: 0
William stallings computer organization and architecture 6th edition - Chapter 14: Instruction level parallelism and superscalar processorsDirect descendent of IBM 801, RT PC and RS/6000 All are RISC RS/6000 first superscalar PowerPC 601 superscalar design similar to RS/6000 Later versions extend superscalar concept
42 trang | Chia sẻ: nguyenlam99 | Ngày: 04/01/2019 | Lượt xem: 898 | Lượt tải: 0
William stallings computer organization and architecture 6th edition - Chapter 13: Reduced instruction set computersQuantitative compare program sizes and execution speeds Qualitative examine issues of high level language support and use of VLSI real estate Problems No pair of RISC and CISC that are directly comparable No definitive set of test programs Difficult to separate hardware effects from complier effects Most comparisons done on “toy” rather tha...
38 trang | Chia sẻ: nguyenlam99 | Ngày: 04/01/2019 | Lượt xem: 1046 | Lượt tải: 0
William stallings computer organization and architecture 6th edition - Chapter 11: Instruction sets: Addressing modes and formatsNumber of addressing modes Number of operands Register versus memory Number of register sets Address range Address granularity
36 trang | Chia sẻ: nguyenlam99 | Ngày: 04/01/2019 | Lượt xem: 904 | Lượt tải: 0
William stallings computer organization and architecture 6th edition - Chapter 10: Instruction sets: Characteristics and functionsPentium (80x86), VAX are little-endian IBM 370, Moterola 680x0 (Mac), and most RISC are big-endian Internet is big-endian Makes writing Internet programs on PC more awkward! WinSock provides htoi and itoh (Host to Internet & Internet to Host) functions to convert
39 trang | Chia sẻ: nguyenlam99 | Ngày: 04/01/2019 | Lượt xem: 977 | Lượt tải: 0
William stallings computer organization and architecture 6th edition - Chapter 9: Computer arithmeticStandard for floating point storage 32 and 64 bit standards 8 and 11 bit exponent respectively Extended formats (both mantissa and exponent) for intermediate results
41 trang | Chia sẻ: nguyenlam99 | Ngày: 04/01/2019 | Lượt xem: 872 | Lượt tải: 0
William stallings computer organization and architecture 6th edition - Chapter 8: Operating system supportStallings chapter 8 Stallings, W. Operating Systems, Internals and Design Principles, Prentice Hall 1998 Loads of Web sites on Operating Systems
55 trang | Chia sẻ: nguyenlam99 | Ngày: 04/01/2019 | Lượt xem: 873 | Lượt tải: 0
William stallings computer organization and architecture 6th edition - Chapter 7: Input/ OutputWide variety of peripherals Delivering different amounts of data At different speeds In different formats All slower than CPU and RAM Need I/O modules
56 trang | Chia sẻ: nguyenlam99 | Ngày: 04/01/2019 | Lượt xem: 1261 | Lượt tải: 0
William stallings computer organization and architecture 6th edition - Chapter 5: Internal MemoryAdopted by Intel for Pentium & Itanium Main competitor to SDRAM Vertical package – all pins on one side Data exchange over 28 wires < cm long Bus addresses up to 320 RDRAM chips at 1.6Gbps Asynchronous block protocol 480ns access time Then 1.6 Gbps
27 trang | Chia sẻ: nguyenlam99 | Ngày: 04/01/2019 | Lượt xem: 904 | Lượt tải: 0
